|
|
|
@ -107,6 +107,7 @@ if(GLM_TEST_FORCE_PURE) |
|
|
|
|
if(CMAKE_COMPILER_IS_GNUCXX) |
|
|
|
|
add_definitions(-mfpmath=387) |
|
|
|
|
endif() |
|
|
|
|
message(STATUS "GLM: No SIMD instruction set") |
|
|
|
|
elseif(GLM_TEST_ENABLE_SIMD_AVX2) |
|
|
|
|
if(CMAKE_COMPILER_IS_GNUCXX) |
|
|
|
|
add_definitions(-mavx2) |
|
|
|
@ -115,6 +116,7 @@ elseif(GLM_TEST_ENABLE_SIMD_AVX2) |
|
|
|
|
elseif(MSVC) |
|
|
|
|
add_definitions(/arch:AVX2) |
|
|
|
|
endif() |
|
|
|
|
message(STATUS "GLM: AVX2 instruction set") |
|
|
|
|
elseif(GLM_TEST_ENABLE_SIMD_AVX) |
|
|
|
|
if(CMAKE_COMPILER_IS_GNUCXX) |
|
|
|
|
add_definitions(-mavx) |
|
|
|
@ -123,14 +125,16 @@ elseif(GLM_TEST_ENABLE_SIMD_AVX) |
|
|
|
|
elseif(MSVC) |
|
|
|
|
add_definitions(/arch:AVX) |
|
|
|
|
endif() |
|
|
|
|
message(STATUS "GLM: AVX instruction set") |
|
|
|
|
elseif(GLM_TEST_ENABLE_SIMD_SSE3) |
|
|
|
|
if(CMAKE_COMPILER_IS_GNUCXX) |
|
|
|
|
add_definitions(-msse3) |
|
|
|
|
elseif(GLM_USE_INTEL) |
|
|
|
|
add_definitions(/QxSSE3) |
|
|
|
|
elseif(MSVC AND NOT CMAKE_CL_64) |
|
|
|
|
add_definitions(/arch:SSE2) # VC doesn't support /arch:SSE3 |
|
|
|
|
add_definitions(/arch:SSE2) # VC doesn't support /arch:SSE3 |
|
|
|
|
endif() |
|
|
|
|
message(STATUS "GLM: SSE3 instruction set") |
|
|
|
|
elseif(GLM_TEST_ENABLE_SIMD_SSE2) |
|
|
|
|
if(CMAKE_COMPILER_IS_GNUCXX) |
|
|
|
|
add_definitions(-msse2) |
|
|
|
@ -139,6 +143,7 @@ elseif(GLM_TEST_ENABLE_SIMD_SSE2) |
|
|
|
|
elseif(MSVC AND NOT CMAKE_CL_64) |
|
|
|
|
add_definitions(/arch:SSE2) |
|
|
|
|
endif() |
|
|
|
|
message(STATUS "GLM: SSE2 instruction set") |
|
|
|
|
endif() |
|
|
|
|
|
|
|
|
|
if(CMAKE_COMPILER_IS_GNUCXX) |
|
|
|
|